module counter(clk,clr,s,en,updn,data_out); input clk,clr,s,en,updn; output [3:0] data_out; reg [3:0] data_out; always @ (posedge clk ) if(clr) begin data_out